

Prior Art: Memory Bus




Figure 1

Memory Bus Peripheral (FPGA)




Figure 2

Operational Flowchart




Figure 3

Example Memory Module Trigger Address Locations




Figure 4

Time Chart Descriptive of Sequence of Detection

5 of 6




Figure 5

General Schematic of Data Value Sequence Detector




Figure 6